Espressif Systems /ESP32-S2 /UART0 /INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXFIFO_FULL_INT_ENA)RXFIFO_FULL_INT_ENA 0 (TXFIFO_EMPTY_INT_ENA)TXFIFO_EMPTY_INT_ENA 0 (PARITY_ERR_INT_ENA)PARITY_ERR_INT_ENA 0 (FRM_ERR_INT_ENA)FRM_ERR_INT_ENA 0 (RXFIFO_OVF_INT_ENA)RXFIFO_OVF_INT_ENA 0 (DSR_CHG_INT_ENA)DSR_CHG_INT_ENA 0 (CTS_CHG_INT_ENA)CTS_CHG_INT_ENA 0 (BRK_DET_INT_ENA)BRK_DET_INT_ENA 0 (RXFIFO_TOUT_INT_ENA)RXFIFO_TOUT_INT_ENA 0 (SW_XON_INT_ENA)SW_XON_INT_ENA 0 (SW_XOFF_INT_ENA)SW_XOFF_INT_ENA 0 (GLITCH_DET_INT_ENA)GLITCH_DET_INT_ENA 0 (TX_BRK_DONE_INT_ENA)TX_BRK_DONE_INT_ENA 0 (TX_BRK_IDLE_DONE_INT_ENA)TX_BRK_IDLE_DONE_INT_ENA 0 (TX_DONE_INT_ENA)TX_DONE_INT_ENA 0 (RS485_PARITY_ERR_INT_ENA)RS485_PARITY_ERR_INT_ENA 0 (RS485_FRM_ERR_INT_ENA)RS485_FRM_ERR_INT_ENA 0 (RS485_CLASH_INT_ENA)RS485_CLASH_INT_ENA 0 (AT_CMD_CHAR_DET_INT_ENA)AT_CMD_CHAR_DET_INT_ENA 0 (WAKEUP_INT_ENA)WAKEUP_INT_ENA

Description

Interrupt enable bits

Fields

RXFIFO_FULL_INT_ENA

This is the enable bit for UART_RXFIFO_FULL_INT.

TXFIFO_EMPTY_INT_ENA

This is the enable bit for UART_TXFIFO_EMPTY_INT.

PARITY_ERR_INT_ENA

This is the enable bit for UART_PARITY_ERR_INT.

FRM_ERR_INT_ENA

This is the enable bit for UART_FRM_ERR_INT.

RXFIFO_OVF_INT_ENA

This is the enable bit for UART_RXFIFO_OVF_INT.

DSR_CHG_INT_ENA

This is the enable bit for UART_DSR_CHG_INT.

CTS_CHG_INT_ENA

This is the enable bit for UART_CTS_CHG_INT.

BRK_DET_INT_ENA

This is the enable bit for UART_BRK_DET_INT.

RXFIFO_TOUT_INT_ENA

This is the enable bit for UART_RXFIFO_TOUT_INT.

SW_XON_INT_ENA

This is the enable bit for UART_SW_XON_INT.

SW_XOFF_INT_ENA

This is the enable bit for UART_SW_XOFF_INT.

GLITCH_DET_INT_ENA

This is the enable bit for UART_GLITCH_DET_INT.

TX_BRK_DONE_INT_ENA

This is the enable bit for UART_TX_BRK_DONE_INT.

TX_BRK_IDLE_DONE_INT_ENA

This is the enable bit for UART_TX_BRK_IDLE_DONE_INT.

TX_DONE_INT_ENA

This is the enable bit for UART_TX_DONE_INT.

RS485_PARITY_ERR_INT_ENA

This is the enable bit for UART_RS485_PARITY_ERR_INT.

RS485_FRM_ERR_INT_ENA

This is the enable bit for UART_RS485_PARITY_ERR_INT.

RS485_CLASH_INT_ENA

This is the enable bit for UART_RS485_CLASH_INT.

AT_CMD_CHAR_DET_INT_ENA

This is the enable bit for UART_AT_CMD_CHAR_DET_INT.

WAKEUP_INT_ENA

This is the enable bit for UART_WAKEUP_INT.

Links

() ()